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Abstract 
We have developed an adaptive delay system that adjusts 
the delay of a delay element so that it matches the tem- 
poral disparity between the onset of two input signals. 
The delay is controlled either by an external bias voltage, 
or by an intrinsic signal derived from an adaptive block. 
The operation of the adaptive delay system is similar to 
that of a charge-pump p h e l o c k  loop, with an extended 
lock-in range of more than 5 decades. Standard CMOS 
transistors are used in their subthreshold region. Exper- 
imental results from circuits fabricated in 2pm CMOS 
technology are in agreement with the analysis. 
Introduction 
Conventional charge-pump phase-locked loop systems 
compare the output of a voltage controlled oscillator 
(VCO) to an incoming periodic input signal[l]. A phase 
comparator circuit compares the relative timing of the 
VCO output and the input signal and generates a lead 
or lag signal with a duration corresponding to the time 
difference between the onset of the VCO and that of the 
input. The lead or lag signal (error signal) is used to 
correct the voltage input to the VCO so that the correct 
VCO frequency is generated. The voltage input is stored 
on a capacitor and the capacitor is charged or discharged 
with a fixed current source during the duration of the er- 
ror signal. The VCO frequency can show considerable 
overshoot before it settles to the correct frequency. 
The adaptive delay system described here incorporates a 
versatile delay element that has continuous-time adapta- 
tion. The delay through a delay element is controlled by a 
bias voltage. The system computes the temporal dispar- 
ity between the onset of two input signals and adapts the 
bias voltage so that the delay through the delay element 
matches the temporal disparity of the signals. The pro- 
gression of the bias voltage to the final steady-state value 
occurs monotonically, and the gain of the system can be 
adjusted to control the time constant of this adaptation. 
A variable current source controlled by the bias voltage 
is used to charge or discharge the capacitor on which this 
voltage is stored. Their new adaptation dynamics allow 
the lock-in range of the adaptive system to occur over 
5 decades in delay. This adaptive system is similar to 
the adaptation characteristics in biological systems that 
must handle input signals with a large dynamic range in 
time or other dimensions. 
The circuit was fabricated in 2pm CMOS technology: 
experimental results from the chip are presented. The 
adaptive delay capability can be incorporated in any sys- 
tem that includes a delay element. 
Architectural Model 
A block diagram of the adaptive delay system is shown 
in Figure 1. The relative timing of the signals in this 
system is shown in Figure 2. The signals shown are all 
discretelevel, continuous-time pulses except for the bias 
voltage, VD. The signal pulsel is the input signal that 
arrives first while pulse2 is the input signal that arrives 
next. The interval ti is the input temporal disparity be- 
tween both input signals. The signal dpulsel is a delayed 
version of pulsel where the delay of the variable delay el- 
ement, td ,  k controlled by VD. Circuits using the signals, 
pulsel, pulse2 and dpulsel, are leading edge-triggered. 
The lead/lag discriminator in Figure 1 compares the ar- 
rival of dpulsel with that of pulse2 arid outputs an er- 
ror signal, Kead or Vag if the signals do not arrive in 
synchrony. The feedback system uses Kead and Kag, to 
correct VD in the charge pump block in Figure 1. This 
change in VD is reflected as a change of t d  in the variable 
delay element so that td adapts to ti. 
Lead/Lag Discriminator 
The lead/lag discriminator circuit shown in Figure ,3 
computes the time difference At between the delay 
through the delay element, t d  and the input temporal 
disparity, ti. Ka,&omes active for the duration At 
when t; < td and Kead becomes active for the duration 





Figure 1: Block diagram of adaptive delay system. All 
signals are pulses (continuous-time, discrete-level) except 
for the bias vdtage, VD. , 
reduced dt 
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4 14- 
negative At  
Figure 2: Relative timing of the signals shown in the 
block diagram in Figure 1. The input signals pulsel, 
pulse2 and dpulsel are edge-triggered. The system 
adapts td to match t i .  q e a d  is the output error signal 
when td < ti and Kag  is the output error signal when 
td > t i .  
computes whether ti < td, while the circuit on the left 
computes whether ti > td. 
Let's first look at the circuit that creates K a g .  The ar- 
rival of pulsel triggers the delay element (as shown in 
Figure l ) ,  and at the same time charges up node A. Node 
B does not go low until pulse2 arrives. If dpulsel ar- 
rives before pulse2, node A is discharged to ground and 
prevents node B from switching. Hence Kag stays low, 
whereas in the circuit on the left, K e a d  becomes active. 
However if pulse2 comes first before dpulsel, node B goes 
low and Viag goes high. Vjag is only high for the duration 
At .  Q1 and Q2 are present to prevent Q a g  and K e a d  
from being active at the same time. 
The circuit on the left creates K e a d .  When Kead becomes 
active, Q2 turns on and the current through Q1 and Q2 is 
mirrored in Q3. This current prevents node C from being 
pulled low when pulsel comes along, hence preventing 





Figure 3: Lead/lag discriminator used in the adaptive 
delay system. 
Charge Pump 
The key block in the feedback system is the charge pump 
shown in Figure 4. The circuit adapts VD so that td 
matches t , .  In traditional chargepump phase-lock loop 
systems, a'fixed current source is used to charge or d i s  
charge the capacitor c b  during At .  In our system how- 
ever, the adaptation of VD depends on the delay contrast 
ratio, A t / t , .  This ratio is important since for a given 
At error, the amount of correction of VD should depend 
on the absolute temporal disparity, t i .  If A t  is a small 
fraction of t i ,  then VD should be corrected by a small 
amount. Conversely, if A t  is a large fraction of t i ,  then 
VD should be corrected by a larger amount. The depen- 
dence of the adaptation of VD on the delay contrast ratio 
allows the system to match tD with ti monotonically over 
a wide range of t i .  
The circuit operates as follows: The current flowing in Q4 
is equal to the current I,,, in the delay element since Q4 
is also biased by VD. This current is mirrored through 
transistor, Q5 into Q11 and is mirrored through tran- 
sistors Q6-Q7 into - Q9. Q8 and Q12 act as switches in 
the circuit. If Kead is active, v~ increases during At .  
Conversely when VIag is active, VD decreases instead. 
WHen is active, the current ID charging up the ca- 
pacitor is determined by VD. I D  is also equal to the 
capacitive current through the capacitor ch. In sub- 
threshold operation, ID  can be expressed as (VD here 
is referenced to V d ) :  
where Io is the leakage current, K. is c,"p;.,2, C,, is 
the gate oxide capacitance and c d  is the depletion layer 
capacitance[2]. 
Let tdO be the initial delay through the delay element. 
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Figure 4: Charge pump used in the adaptive delay sys- 
tem. This circuit uses the error signals, Kead or to 
correct the bias voltage, VD. The update of VD depends 
on the duration of the error signals and on the current 
source controlled by VD. 
Integrating both sides of equation 1 ,  we get 
:----- 
Figure 5: Variable delay element used in adaptive delay 
system. The delay is controlled by VD. 
Variable Delay Element 
Initially, the output of the delay element, dpulsel, is at 
ground. Assume that VI must increase by AV, before 
the delay element fires (i.e. dpulsel goes to V,). The 
delay, td, through this element, which is the time before 




where At is the duration of x e a d ,  Io1 is the charging 
current in the delay element with bias voltage VDl and 
IDO is the charging current with bias voltage VDO. The 
bias voltage, VDl creates a new delay through the de- 
lay element, tdl. We substitute tdl and tdO using the 
relationship derived. in equation 6 in the variable delay 
element section into the above equation to get: 
This equation allows us to express a relationship between 
the initial and final delays after the duration At. 
where y = ";:E". Ideally, we should set y = 1 for 
optimal response and no overshoot. The precision with 
which we can control y is limited by the repeatibility of 
c,, c b ,  n and UT. Obviously if y > 1, the system is 
over-corrected and we would observe overshoots in the 
correction of the bias voltage. 
The rate at  which VI increases depend on the charging 
current, I,,, i.e, I,, = C s  where C in this case is 
Ca + C1. The final value of AV1 before the delay element 
fires is (CaV,)/(Ca + C l ) .  Substituting this expression 
back into equation 5, we get: 
Experimental Results 
When the system is operating at  steady state, tdO is equal 
to the input temporal disparity, t,o. If the input temporal 
disparity increases from-ti0 to t i t ,  the change in input 
temporal dkparity, Ato, is equal to t if  - t,o = t if  - tdo. 
The error signal on the nth iteration, At,.,, tells us the 
error between the new input temporal disparity and the 
updated delay, t i f  - tdn. At ,  is a geometric decay of At0 
as shown below: 
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Figure 6: Measured delay through delay element as a 
function of input temporal disparity for system shown in 
Figure 1. The theoretical fit has a slope of one. The data 
shows a match over 5 decades. 
From equation 7, we observe that the error decreases 
geometrically as n increases, i.e., limn+mAk = 
0, hnn+m tdn = t j f .  From equation 8, we see that tdn 
approaches t ,f as the number of iterations increases. We 
can get the updated bias voltage, VD,, on the nth itera- 
tion by substituting the expression from equation 2 into 
equation 8, 
VDn = VDO -k 
(9) 
In (0” + e ~ ( v D I - v D O ) / ~ T  (1 - Pn)) 
K. 
UT 
where VDfis the bias voltage corresponding to the delay, 
tif and ,O = (1 - 7). 
In the first experiment, we supplied two input signals, 
pulsel and pulse2 with varying input temporal dispari- 
ties to the system. For each t i ,  the signals were repeated 
for several iterations. The interval, td, was measured 
when the system reaches steady-state. Figure 6 shows 
the log-log plot of td versus ti. The points on the graph 
are the experimental data while the solid line is td = t,. 
The adaptation happens over a range of 5 decades from 
Next, we look at how VD changes over time when a sud-. 
den change in ti occurs. In this experiment, we provide 
2 input clocks with a temporal disparity of 20ps between 
pulsel and pulse2 and decreased ti by 10%. Since the 
input signals are presented over and over again, we-can 
monitor the tempord change of VD. Figure 7 shows the 
monotonic increase in Avo as VD approaches its steady- 
state value. This experimental data shows that this sys- 
tem is stable. The smooth line in Figure 7 shows the 
theoretical fit through the experimental data. From this 
fit, 7 is about 0.03 which correlates well with the value 
lps to 0.1s. 
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Figure 7: Change in bias voltage over time for a 10%‘ 
change in delay contrast ratio. 
computed from 7 = % y ~ & .  
Conclusion 
We have developed an adaptive system that adjusts its 
delay through continuous-time adaptation to the tempo- 
ral disparity between two input signals. The bias voltage 
to the delay element adapts monotonically towards the 
final steady-state value corresponding to the new input 
temporal disparity. It does not show the overshoots ex- 
hibited by conventional phase-locked loop systems. The 
system changes its adaptation dynamics depending on 
the delay contrast ratio in such a way that they are inde- 
pendent of the input temporal disparity itself. The new 
adaptation dynamics allow the system to have a lock-in 
range of over 5 decades in delay. 
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